

Embedded Systems Development Kit

Product Brief

Version 01

System Level Solutions Inc. (USA)

14702 White Cloud Ct. Morgan Hill, CA 95037

Introduction

4 CIN

The Embedded Systems Development kit provides a powerful, lowcost solution for prototyping and rapidly developing products. The board serves as an excellent means for system prototyping, emulation and hardware as well as software development. The board comes with a powerful Altera Cyclone FPGA. It gives scope to a hardware design engineer to design, prototype and test IP cores or any hardware design using HDLs like Verilog or VHDL. Along with that one can simulate and test iCi or assembly code also. The entire environment helps to quickly implement any processor as well as any real time operating system on the ESDK. To show case the environment, SLS provides a powerful 8051 IDE (Integrated Development Environment) with the IP for an 8051 micro controller. The IP for an 8051 micro controller is pre-built and may be loaded into the FPGA. Then using the IDE, programs may be downloaded and executed on the system. The board has industry standard interconnections, Memory Subsystem, Multiple clocks for system design, JTAG Configuration, expansion headers for greater flexibility and capacity and additional user interface features. The board can be used for DSP applications by interfacing directly to a DSP processor or implementing DSP functions inside the FPGA. In short, it is a dual-purpose kit, which can be used for prototyping and developing VLSI designs as well as designing and developing microprocessor based embedded system designs.

The kit ships with Altera Quartus II Software Starter CD and Download cable so there is no need to buy expensive FPGA design software. Hence, the kit provides an all-encompassing solution.

Fe	atures:
	deigns
	Features an Altera EP1C6Q240 Device and EPCS1 Configura- tion device.5980 Logic Elements and 20 RAM Blocks, 2 PLLs, Maximum 185 user I/Os.
•	Supports intellectual property based (IP-based) design both with and without a microprocessor
2.	Industry- standard interconnections
•	USB 1.0 (full & low speed)
•	Two RS 232 Ports with support for third also
•	Parallel Port (IEEE1284)
•	PS/2 Port
3.	Memory Sub System
•	1Mbytes of SRAM
•	2Mbytes of FLASH
hem	2Kbytes of I2C PROM
G 94 4.	Multiple Clocks for system design
•	100/66 MHz CPU clock
·	33 33 MHZ PCI Clock
·	48 MHZ USB Clock
1 Oman	14.318 DASIC CIOCK
	Supervise headers for greater flexibility and especify
0.	Expansion neaders for greater nexibility and capacity
•	than 72 I/O for the development of additional boards providing various functionality
7	Additional user interface features
•	One user-definable 4- bit switch block
•	Four user-definable push button switches, and one global reset switch



In order to enhance the student experience with the ESDK, the IP for an 8051 microcontroller is pre-built and may be loaded into the FPGA. Then using the IDE, programs may be downloaded and executed on the system.





AUU 7. User can test his memory related application as this board is having 1 M byte of SRAM and 2 M byte of FLASH and also 2 K byte of I2C PROM. Apart from all these FPGA related programming and testing, ESDK board ships with the pre-built 8051 IP core. So any application that can be done with 8051 family micro controllers, can be tested and developed using this board. 9. With pre-built 8051 IP core ESDK comes with IDE software. Integrated Development Environment is set of tools for microcontroller application testing and development. IDE includes Cross Compiler, Assembler, Simulator and Emulator. Cross Compiler and Assembler: Supports Assembly, C and mixed language (ëCí + Assembly) programming and creates ROMable code / Intel HEX format file Simulator: SLS 8051 IDE Simulator provides all the necessary features to simulate user code. The figure above shows the main window of the IDE simulator. Emulator: SLS 8051 IDE Emulator provides all the necessary features. Some of them are listed below: 1. Read and modify internal registers (registers and SFRs) 2. Read and modify external RAM locations 3. Run from a memory location 4. Load RAM with an Intel Hex file from the host computer 5. Single-step through a program 6. Call a user program as a subroutine. 7. Dump memory data to a terminal 62M 8. Set up to 4 breakpoints Apart from written over here there are lot many things that can be done using the ESDK board. System Level Solutions



Minimum System Requirements

- Pentium class processor (faster systems give better software performance)
- SVGA monitor
- CD-ROM drive
- Parallel port for Byte Blaster(TM) II download cables
- Serial Port to operate Emulator of 8051 IP serial version
- TCP/IP networking protocol installed
- Windows 2000, Windows NT 4.0 with Service Pack 3 or later, or Windows XP
- At least 400MB free space on Hard Disk

Why SLS ESDK?

SLS offers the best value for the price as many features are extra add-ons for other competitor products or simply not available.



- Y CO	TABLE 1.	ABLE 1.			
Rom	THE SLS SYSTEM SHIPS WITH	Features / Individual Price of the Hardware / Software offered by SLS competitors	Price offered by SLS		
	IDE environment includes: Cross compiler	INR 15,000.00 from S.P.J. Systems	INR 00.00		
	Assembler Simulator, Emulator	Sem L			
	Byte Blaster II downlaod cable	\$150.00 ~ INR 6,750.00 (from ALTERA's site which doesn't include ship- ping charges)	INR 00.00		
	8051 IP	Approx. INR 3,000.00 from any other vendor (a 8051 board and no VLSI IP)	INR 00.00		
	Serial Cable (Full Modem)	INR 60.00	INR 00.00		
ACI	LCD display	available	INR 00.00		
Sol	LED on board	available	INR 00.00		
DY	Serial port (Full modem)	available	INR 00.00		
	Parallel port	not available	INR 00.00		
- Contraction	USB port	not available	INR 00.00		
	PS2 port	not available	INR 00.00		
	74 I/Os	not available	INR 00.00		
	128 KB SRAM	not available	INR 00.00		
	2 MB Flash	not available	INR 00.00		
	8 MB SDRAM	not available	INR 00.00		
		INR 26,810.00	INR 00.00		

SLS provides an additional value worth INR 26,810.00 and lot more unseen value which can be experienced only after using the ESDK.





